Skip to main content

E-Space

FPGA Design Engineer - Avionics

Saratoga, CA$150k–$250kfull-timemidAdded 1 month ago

About this role

E-Space seeks FPGA Design Engineers to develop and verify firmware for satellite avionics systems in a LEO constellation. You'll design radiation-tolerant digital logic across flight computers, communications, and sensor interfaces to enable global IoT connectivity from space.

What you'll do

  • Develop and implement RTL designs for satellite avionics FPGA systems
  • Design firmware for flight computers, payload processing, and communications subsystems
  • Verify FPGA designs for reliability and radiation tolerance in space environments
  • Work across multiple boards and subsystems on integrated solutions
  • Implement sensor interface and data processing logic
  • Collaborate on space-based communications system architecture

What they're looking for

  • FPGA design and RTL (Verilog/VHDL)
  • Digital design fundamentals
  • Avionics systems knowledge
  • Radiation-tolerant design practices
  • FPGA verification and testing
  • Satellite/space system experience
  • Communications protocol implementation
  • Hardware-software integration
Apply with Autofill

Opens the application — the Jobs AI extension fills it for you. Set up autofill

Opens the official application on the employer’s site. No login required.

E-Space

E-Space builds LEO satellite constellations and ground infrastructure for global IoT and wireless communications, with advanced solar power systems. The company is hiring across manufacturing engineering, wireless systems validation, modem software development, network protocols, and specialized materials engineering roles.

View all jobs at E-Space

Likely interview questions

  • Describe your experience designing and verifying RTL for flight-critical systems. How do you approach ensuring reliability in designs that cannot be easily patched after deployment?
  • What experience do you have with radiation-tolerant design techniques, and how have you implemented them in previous FPGA projects?