Skip to main content

Neuralink

Analog and Mixed-Signal IC Design Engineer Intern

South San Francisco, California, United StatesinternAdded 1 month ago

About this role

Neuralink is seeking an Analog and Mixed-Signal IC Design Engineer Intern to contribute to innovative chip design for brain-machine interfaces. The role involves designing analog circuits, verifying performance through simulations, and collaborating with a team of engineers across various disciplines.

What you'll do

  • Design and implement analog and mixed-signal circuit solutions
  • Define verification plans and run simulations on designs
  • Conduct and review complex tests, ensuring quality and issue resolution
  • Collaborate with multi-disciplinary teams
  • Propose innovative solutions to enhance energy efficiency

What they're looking for

  • Experience in CMOS circuit design
  • Analytical problem-solving skills
  • Scripting for automation in simulations
  • Lab testing of high-precision ICs
  • Functional modeling with Verilog AMS
  • Advanced CMOS FinFET design
  • Knowledge for high-volume production

Benefits

  • Opportunity to work with top experts
  • Growth potential for impactful team members
  • Comprehensive medical, dental, and vision insurance
  • Paid holidays and commuter benefits
  • Meals provided
  • Hourly rate of $35
Apply with Autofill

Opens the application — the Jobs AI extension fills it for you. Set up autofill

Opens the official application on the employer’s site. No login required.

Neuralink

Neuralink develops brain-computer interface technology and neurosurgical robots to enable direct interaction between the brain and computing systems. The company is hiring engineers across clinical implementation, user interface design, manufacturing, and software development to support its pioneering medical devices and surgical systems.

View all jobs at Neuralink

Likely interview questions

  • Walk us through a specific analog or mixed-signal circuit design project you've completed—what were the key challenges around noise, mismatch, or power consumption, and how did you address them?
  • Describe your experience with silicon validation. What issues did you discover post-tapeout, and how did you debug and resolve them?