Neuralink
Hardware/ Software Co-Design Engineer
About this role
Neuralink is seeking a Hardware/Software Co-Design Engineer to aid in the development of micro-architecture and RTL implementation for digital systems tailored for brain-computer interfaces. The role involves optimizing low-power processors and collaborating with firmware engineers to enhance hardware/software integration.
What you'll do
- Design micro-architecture and RTL for low-power digital processors
- Optimize hardware/software interfaces with firmware teams
- Conduct application-specific architecture optimization
- Perform energy and performance benchmarks and workload analysis
- Collaborate on silicon bring-up tests with verification engineers
What they're looking for
- B.S. in Electrical Engineering, Computer Science, or related field
- Proficiency in SystemVerilog, C/C++, Python
- Experience in embedded software design (C or Rust)
- Knowledge of digital signal processing pipelines
- Familiarity with complex digital system verification
- Understanding of architecture optimization
- Ability to automate tool flows
- Experience in processor instruction set architecture design
Benefits
- Opportunity to make a significant impact in technology
- Rapid growth potential for high-impact team members
- Comprehensive medical, dental, and vision insurance
- Paid holidays
- Commuter benefits
- Equity compensation in form of RSUs
Opens the application — the Jobs AI extension fills it for you. Set up autofill
Opens the official application on the employer’s site. No login required.
Neuralink
Neuralink develops brain-computer interface technology and neurosurgical robots to enable direct interaction between the brain and computing systems. The company is hiring engineers across clinical implementation, user interface design, manufacturing, and software development to support its pioneering medical devices and surgical systems.
- Website
- neuralink.com
Likely interview questions
- Walk us through your experience designing and implementing RTL for digital signal processors or hardware accelerators. What were the key micro-architecture decisions you made to optimize for low power?
- Describe your experience with hardware/software co-design. How have you collaborated with firmware engineers to optimize the hardware/software interface in a previous project?