Design Verification Engineer - SoC

About this role

Etched seeks a Design Verification Engineer to validate custom chip IPs (systolic arrays, DMA engines, NoCs) for AI inference hardware. You'll collaborate across architects, RTL designers, and software teams to ensure performance correctness from pre-silicon modeling through post-silicon tuning.

What you'll do

• Develop test plans and infrastructure for performance verification, correlation, and tuning across pre- and post-silicon stages
• Create SystemVerilog and Python tests to validate RTL against performance models and debug discrepancies
• Build and maintain architectural performance models for chip subsystems
• Design SystemVerilog checkers and coverage monitors to verify performance features
• Debug performance bottlenecks and conduct silicon-level tuning with software/firmware teams
• Drive end-to-end performance optimization ensuring hardware utilization and software efficiency

What they're looking for

• Digital design and RTL/ASIC design flows
• SystemVerilog testbench and checker development
• Python scripting for automation and data analysis
• Performance modeling and simulation
• Memory hierarchies, pipelines, interconnects, and accelerators
• Performance profiling tools and kernel-level metrics
• Compiler optimizations and workload tuning
• Coverage analysis and monitoring

Benefits

• Medical, dental, and vision coverage with $500/month credit option
• Wellness programs including fitness and mental health
• Daily lunch and dinner provided
• Unlimited compute budget subject to ROI justification