Skip to main content

Anduril Industries

FPGA Verification Engineer

Waltham, Massachusetts, United StatesFrom $220kmidAdded today

About this role

Anduril Industries seeks an FPGA Verification Engineer to join its Imaging team in developing advanced defense imaging systems. You'll design verification environments, develop testbenches, and lead verification efforts for imaging hardware and FPGA/ASIC designs.

What you'll do

  • Design verification environment architecture using SystemVerilog, OVM/UVM frameworks
  • Develop testbenches and verification code for RTL blocks in VHDL or SystemVerilog
  • Create test plans, test cases, and track code and functional coverage metrics
  • Recommend tools and methodologies to improve ASIC/FPGA verification workflows
  • Provide technical leadership and project planning for verification teams
  • Contribute to engineering estimates for new program proposals

What they're looking for

  • SystemVerilog
  • OVM/UVM verification frameworks
  • VHDL
  • RTL verification and testbench development
  • Test planning and coverage analysis
  • FPGA/ASIC design verification
  • Technical leadership and project estimation
  • Problem-solving and process improvement
Apply with Autofill

Opens the application — the Jobs AI extension fills it for you. Set up autofill

Opens the official application on the employer’s site. No login required.

Anduril Industries

Anduril Industries builds autonomous defense systems including underwater vehicles, unmanned aircraft, and electronic warfare platforms for the Department of Defense. The company is hiring across mechanical engineering, mission operations, software development, technical leadership, and advanced manufacturing roles to support the design, deployment, and production of these mission-critical systems.

View all jobs at Anduril Industries

Likely interview questions

  • Walk us through your experience building verification environments from scratch using UVM or OVM frameworks.
  • How do you approach achieving comprehensive functional coverage in complex FPGA designs?