SK hynix memory solutions America Inc.
ASIC Design Engineer
About this role
SK Hynix is seeking an ASIC Design Engineer to join their System on Chip (SoC) Design Team in San Jose, where you'll develop RTL designs for high-performance SSD controllers serving enterprise and AI data center applications. You'll work across the full design lifecycle from micro-architecture through tapeout, collaborating with verification, validation, and firmware teams.
What you'll do
- Design and implement RTL code in Verilog/SystemVerilog for new IP modules and existing specifications
- Collaborate with Design Verification teams to ensure functional correctness
- Work with Silicon Validation teams to support hardware testing and bring-up
- Coordinate with Firmware teams on design integration and requirements
- Create and maintain clear technical documentation for design specifications
- Support the design from micro-architecture through timing closure to tapeout readiness
What they're looking for
- Verilog/SystemVerilog RTL design and coding
- Digital logic design and micro-architecture
- Memory protocols (NAND, DDR, AMBA, PCIe)
- Verification methodologies and testbenches
- Python, Perl, or TCL scripting
- Linux command-line proficiency
- AI-assisted RTL generation tools
- Problem-solving and technical communication
Benefits
- Medical, dental, and vision insurance
- Life insurance coverage
- 401(k) company match
- Onsite gym facilities
- Cafeteria services
- Collaborative work environment with career growth opportunities
Opens the application — the Jobs AI extension fills it for you. Set up autofill
Opens the official application on the employer’s site. No login required.
SK hynix memory solutions America Inc.
SK hynix memory solutions America Inc. develops advanced memory and storage solutions, including SSDs and AI infrastructure systems. The company is hiring engineers and interns for roles in performance analysis, storage software development, and AI infrastructure security.
- Website
- skhynix.com
Likely interview questions
- Walk us through your experience with RTL design in Verilog or SystemVerilog—what complexity of designs have you implemented?
- Describe your experience with memory protocols like DDR, NAND, or PCIe and how you've applied them in past projects.